A surge in artificial intelligence and autonomous technologies have increased the demand toward enhanced edge-processing capabilities. Computational complexity and size of state-of-the-art Deep Neural Networks (DNNs) are rising exponentially with diverse network models and larger datasets. This growth limits the performance scaling and energy-efficiency of both distributed and embedded inference platforms. Embedded designs at the edge are constrained by energy and speed limitations of available processor substrates and processor to memory communication required to fetch the model coefficients due to the inability to fit the network on a single chip. While many hardware accelerator frameworks and several network deployment frameworks have been in development, a framework is needed that allows the variety of existing architectures as well as those in development to be expressed in critical parts of the flow that perform various optimization steps. Moreover, premature architectureblind network selection and optimization diminish the effectiveness of schedule optimizations and hardware-specific mappings that usually occur later in the flow. In this paper, we address these issues by creating a cross-layer software-hardware design framework that encompasses network training and model compression that is aware of and tuned to the underlying hardware architecture requirements. This approach leverages the available degrees of DNN structure and sparsity to create a converged network that can be partitioned and efficiently scheduled on the target hardware platform, minimizing data movement, and improving the overall throughput and energy. To further streamline the design of the domain-specific hardware we leverage the high-level, flexible SoC generator platform based on RISC-V ROCC framework. This integration allows seamless extensions of the RISC-V instruction set and Chisel-based rapid generator design and design instance generation. Utilizing this approach, we implemented a silicon prototype in a 16 nm TSMC process node achieving record processing efficiency of up to 18 TOPS/W.
Introduction
• Programmable interconnection network: A simple scheduling algorithm is introduced to shuffle the input activations to its predetermined processing elements. The routing is achieved through a programmable multi-channel multiplexer network.
• Generic Hardware design generator: Based on RISC-V open stack ROCC interface, the fully flexible design framework enables tuning of underlying components. The internal structure of the processing elements (PE), the number of PEs, and the interconnect infrastructure are flexible and set according to the network layer type and nature of computation. Our Focus is primarily on fully connected as an initial demonstration of capabilities, but data folding and group convolutions are applicable to split the computations over this exclusively decomposed processing model.
• Agile hardware Design: This approach provides wide design space exploration in a timely fashion with the feasibility of integration of different algorithms, data-precision, and architectural modifications. This full front-end and back-end flow offers a fast customizable system on chip design. 
Network Model Compression
Looking into deep neural networks applications, there are intrinsic properties to the system that allow for error resiliency and relaxed parameter accuracy. Moreover, the redundancy in the internal connections and input nodes allows for optimization and compression for the overall system. In the algorithmic analysis of the application at hand, two bottlenecks are identified, the computational complexity and the memory hierarchy in terms of the level of communication required. Considering the memory factor, pruning has been highly effective in reducing the memory footprint, but on the expense of added pointer overhead to account for the irregularity of the sparse matrix generated [13] . Our proposed framework addresses this issue through the introduction of structured pruning. A technique that decomposes the large irregular sparse matrix into independent dense sub-matrices. Further to reducing the memory size, it also simplifies the communication and computational needs as each of the sub-matrices are processed independently. An added feature into our framework is variable data representation. Considering the requirements of the top level application, and especially in the inference domain, the precision requirements are relaxed down to 4-bits with no loss of accuracy [15] .
Structured Pruning
Weight pruning is a technique applied to compress neural networks by exploiting the redundancy of the layer parameters. This approach reduces the size of the network layer by a large ratio reaching up to 9x -13x, particularly for fully connected layers [6] . Nonetheless, with the pruning, the weight matrix becomes irregularly sparse since the remaining weights are spread randomly across the matrix. This sparsity limits the performance and energy-efficiency gains especially in terms of the memory access and the latency levels [16] , with only up to 25% of latency improvement achieved with 90% compression level [17] . These limitations are addressed in a structured pruning algorithm. The main attribute lies in molding the pruning throughout the training phase and having the non-zero weight values grow in particular allocations. With such an approach, the layer parameters can be reordered into a set of dense matrix models that allows separable and localized computation of large matrix-vector multiplies for each network layer [18, 16] . Figure 1 shows the unstructured weight matrix of a network layer with non-zero values spread irregularly across the whole matrix. Confining the pruning of the layer parameters to a particular distribution throughout the training phase enables an efficient block-diagonal structure outcome. The weight and activation values are permuted and packed as independent and exclusive blocks.
The output activations for such layer will be computed separately per each block. The molding is based on having random binary masks, that are generated through random permutation of an identity matrix, point-wise multiplied with the weight matrix to ensure the block-diagonal structure.
Where M − i is the binary mask, and W i is the current weight matrix. This pruning occurs throughout the training phase with the gradients calculated at every stage and the weights updated accordingly. The application of this compression and pruning algorithm has a negligible impact on accuracy with the degradation of less than 1% as tested over several networks and datasets (Table 1) . The accuracy loss is most severe with the aggressive pruning down to 12.5% sparsity shown in the table. However, increasing the sparsity levels beyond that point incurs no loss of accuracy in the network performance [16] .
Applying this technique on general purpose processors provides almost linear speedup with increasing compression rates on multi-threaded CPUs and GPUs [18] . However, the pruning is restricted to the level of parallelism and Table 1 : Experimental results on several datasets and network models with 10x compression level.
Data Representation
Closely tied to the algorithmic optimization, the appropriate number of representations for both training and inference have been extensively studied. Considering the fine tuning of the gradients and its calculation throughout the training phase, higher levels of precision are usually required to preserve the accuracy levels. On the other hand, in the inference mode, the required precision for achieving the accuracy of computation is greatly relaxed. Several models of networks are proposed with reduced precision ranging from 8 bits down to ternary [19] and binary representation [20] . Moreover, the type of quantization applied has a large impact on preserving the accuracy of the system. In particular, non-uniform quantization [15] tends to incur no loss of accuracy for the networks operating down to 4-bit precision and even with a lower number of bits, as shown at IBM research that achieved highly accurate deep neural network models with 2 bits [21] . This is, in particular, the case for the reduced precision across all the network layers. More aggressive quantization levels are possible when considering the dynamic optimization of layers during training. Accelerators as well have already provided support for reduced precision with Google TPU1 [22] operating at 8-bits and Nvidia's NVLDA [14] open source accelerator providing support down to 4 bits. In our work, we combine both the quantization and structured pruning iteratively during the training phase to ensure the satisfactory performance of the compressed network. Considering the hardware/software design paradigm we are proposing at the early stage, our framework is able to accommodate the integration of any quantization algorithm. Moreover, with the parameter tuning feature, different instances could be streamed out depending on the application requirements.
System Architecture
Edge and machine learning targeted designs are still in the early stages of deployment with algorithms and network models changing rapidly. This mode of operation mandates a set of features to be incorporated into the novel computing architectures.Exploiting parallelism is the main characteristic of the new workload required at the edge and paves the way for real-time processing and energy efficient designs. Additionally, the design should be agnostic to model structure and able to accommodate a diverse set of flexibility characteristics. To cover the full stack, simple programming abstraction is also an important factor to incorporate into the design as it allows an intuitive and smooth interaction with the underlying system. This section covers the details of the architectural design and the full system integration for processing neural networks.
Accelerator Design
Building on the structured pruning compression and the reduced data precision, the design of the underlying accelerator is based on a multi-processor array that is interconnected with an input routing matrix. Shuffling the activations between the layers is far more energy efficient, in terms of complexity and speed, than shuffling the network weight coefficients. Figure 2 shows the top level design of the accelerator engine with the layers constituting of a routing matrix and array of independent processors. Each of the PEs is responsible for handling a single block within the network layer. With this split, the weight memory is local to the PE and the multiply-accumulate (MAC) operations are also exclusive within the PE. Hence, the parallel execution of the network computation is highly applicable with no interaction or communication among blocks required during layer processing. This architecture leads to an efficient hardware implementation with reduced latency and energy due to the in-block processing and memory localization.
Processing Element
In fully connected layers of neural networks, the main operation is based on a mathematical formulation of a multiplyaccumulate (MAC) operation followed by a smoothing activation function. Each of the output nodes will have an activation output value as a result of the following operation
where o i is the activation value per output node, w i is the weight of the connection between the input node i and the current output node, a i is the input activation, b i is the bias value, and f is the non-linear Rectifier Unit (ReLU). The implementation of these computations could be processed in a spatial or temporal manner.
Temporal Processing: The conventional mode of operation is to run parallel computations per each input activation value. Partial sums are accumulated over time for each output node. A shared register file is then used to save the partial sums as the inputs are streamed into the processing element for MAC operation. The final set of activations at the output of the network layer are all available at once with the last computation of the layer.
Spatial Processing: In an alternative approach to the temporal processing structure, computations are performed in a spatial manner. That is, per cycle a single output activation is calculated. A reduction based adder tree is used to perform the computation. To achieve this operation, all the input activations related to a particular output value need to be available prior to the computation. The block structure and the localized operation within each block make this computational mode feasible. The input values required for a particular block are routed into the PE in a serial fashion with one activation value per cycle. Once all the activations are available in the input register, the computations are performed with a single row read from the internal weight SRAM.
Comparing the two different modes of operation, the temporal mode suffers from energy and area overheads due to the partial sum storage. A dedicated register file is required to save the partial sum values. This cost is largely reduced in the spatial mode as the output is directly calculated per cycle. The main enablers for this mode of operation are the structured pruning and quantization techniques described previously. The static scheduling makes all the activations needed available for computation, and the reduced bit precision paves the way for having a more energy and area efficient design. To quantify the performance metrics of both approaches, the energy and area for both temporal and spatial processing are calculated for a block size of 400x400 at 4-bit precision. The number of multipliers and adder tree stages are set with the block size. Hence, with our example, 400 four-bit multipliers are used. The adders are increasing in precision with the last stage having 16-bit precision. This computing scheme preserves the accuracy as the quantization is applied at the end result of the adder tree. Figure 3 shows the energy and area breakdown per each operation. As shown, the weight matrix and multiplication portions for the area and energy in the two approaches is the same. However, the savings are achieved in the adder tree and the register file. The adder saving is due to the incremental bit precision with every stage in the spatial reduction. Moreover, the single cycle calculation of the output activation value eliminates the need for the register file for partial sum accumulations.
Spatial processing is adopted in several accelerators such as NVDLA [14] and DianNao [23] . A hybrid version of the reduction is depicted in Stitch-X accelerator [24] with spatial processing applied at the global level and temporal at the local computing elements. The energy efficiency of spatial processing is the main driver for its adoption. Nonetheless, the critical path for spatial processing is more constrained due to the adder tree structure. However, with the localized computation, the level of quantization, and the parallel processing structure we are able to overcome this limitation. In our current design, we achieve a 1 GHz clock frequency and complete the processing of an output activation within 1 clock cycle. The operations include 400 four-bit multiplications, and a 9-stage adder tree with increasing precision.
Processing Element Structure: With each block of the structured matrix mapped into a single PE, figure 4a shows the internal structure and flow of computations. The required modules for processing are the set of multipliers and an adder tree for computation, followed by ReLU as an activation function and a quantizer for the reduced precision operation. On the memory side, several SRAMs are needed for the storage of the layer parameters and the control operations. The weights within each block are stored in a dedicated SRAM. The input activations are saved in an input activation latch that feeds the multipliers. Once the computations are complete, the resultant output activation is saved in the output SRAM. The select SRAM is responsible for storing the static-schedule select signals for the output multiplexed crossbar.
Post place and route simulation results for a 16nm TSMC technology are shown in Fig. 4b . The power breakdown per each task within a cycle shows the dominance of the weight memory, with more than 50% of the total power, and only 25% for computation. The parameters set are for 4-bit precision and a block memory size of 400x400 weight data. Memory starts to dominate further as we increase the size of the weight SRAM. A more detailed elaboration on these design alternatives is explored in the evaluation section. The pruning algorithm sets the number of independent blocks within the layer. Then, each dense block is assigned to a dedicated PE with its own part of the data to process. Depending on the operational strategy, a compromise arises between the different performance metrics of area, power, and delay. Prioritizing fast and parallel operation sets the required memory size to account for the complete layer processing in a single step. However, such approach incurs large area and power costs and does not take into account the relaxed constraints set by the real-time operation. On the other extreme, having just a single PE with a very small weight memory size will achieve the lowest area and power measures, but imposes large latency.
Routing Network
During the training phase, the structured pruning algorithm applies permutations to decompose the large weight matrix into a set of independent sub-matrices. Each of these sub-matrices is assigned to a particular processing element and is saved locally within the weight SRAM of the PE. The same permutation applies to the activation values as well. However, since the input is dynamically arriving, we use a routing network to deliver the activation values to its corresponding PE for computation. We apply a scheduling algorithm to configure the routes and the sequence of data values to be routed to the PE. Since the permutations are known during the training phase, we can split the input into blocks, analyze the needed routes, and have a static schedule for the delivery of the input activations.
The algorithm starts with splitting the activations into blocks and sorting, in ascending order, the number of activations that need to be routed to each PE. The block with the highest number is given the priority to choose the PE and the activation index to send over the network. In a similar fashion to round-robin implementation, the priority is moved to the next block in the sorted list. The algorithm runs with N activations routed out at every cycle to N processing elements. The scheduling is verified to avoid deadlocks and congestion in which a 1-to-1 mapping of the activation blocks and PEs are set. Each activation block sends out one activation value to a PE, and the PE will have a single activation value routed from the N blocks with no overlap. The mapping changes per cycle depending on the number of activations and the priority setting. Every cycle, each of the PEs will broadcast a single activation value over the output multiplexed crossbar, which is then picked-up by the corresponding PE through setting the select value of its multiplexer. This static scheduling at compile time preserves the flexibility in applying any permutation and layer parameters during the training phase. This mode of operation saves orders of magnitude in terms of the memory requirements compared to alternative hardware-based designs. The most flexible design of routing matrices is usually a crossbar that connects each of the input to the corresponding output. However, a naive implementation would result in giant crossbar radix equal to the number of activations in a layer. An alternative approach is to use a multistage network, such as Clos [25] , that is composed of a set of switches across each of the stages. The Clos network reduces the implementation cost but requires an optimization of the number of switches. The optimization metric is mainly deadlock avoidance, programmability, and non-blocking scheduling of the routed data. Fig. 6 shows the memory size needed per interconnect design in terms of the data size (N), where (N) corresponds number of activation values to be routed across to the PEs within a single layer. As depicted, the multiplexer implementation saves one to two orders of magnitude in terms of the memory requirements compared to the multistage and crossbar structures.
Accelerator Processing Unit
Considering the co-design methodology presented earlier, we develop a flexible design generator that combines a general-purpose RISC-V processor and the parameterized accelerator through scalable on-chip fabric and instruction extension. The generator is an instance and modification of the RISC-V Rocket Core accelerator template implemented in Chisel. Additionally, we implement the complete front-end and back-end flows for a silicon prototype of an inference engine in 16nm TSMC process node. In this section, we will discuss the generator features, compiler support, chip details, and design space exploration covering several aspects of the overall system performance.
Hardware Generator
Building on our approach of prioritizing customization and flexibility in the design process, we adopt an open-source SoC generator, the Rocket Chip [26] . It encompasses a general purpose RISC-V processor with parameterized chip building libraries that makes the generator capable of producing different design instances from a high-level source. The generator is in the form of a plug-and-play environment with standardized interfaces to connect the generator libraries.
The RoCC is a parametrizable interface that facilitates decoupled communication between the Rocket core and custom accelerators. Extensions to the Instruction Set Architecture (ISA) are sent over the RoCC and executed by the Core processor. As shown in Fig. 7 , the Rocket Tile has the RISC-V process and the L1 Cache that is directly accessible to the accelerator. Request/response commands are sent over the interface for the control and memory grant requests executed by the RISC-V processor. Leveraging the full stack approach along with the algorithmic optimization principles, diverse innovations on the architectural side are attainable. The most prominent gains are achieved with the localized parallel execution. The first level of energy optimization and latency reduction is moving from DRAM to SRAM with around 10x savings in the energy cost [27] . The next step is to minimize the level of communication and loading from memory as much as possible. The block structure of our computation enabled by structured pruning [18, 16] at the algorithmic level allows for having in-processor memory with minor communication among computational sub-blocks. This move paves the way for efficient and flexible mapping of the computations on the processing hardware. It also achieves around 3x of energy saving for near-processor memory operation. On top of these techniques, from the computational perspective, the large matrix operations are split into independent sub-matrices allowing for fast and parallel processing of the matrix-multiplication operation. Additionally, architectural innovations preserve the flexibility to have different networks implemented with the varying size/number of PEs. Hybrid integration of a general-purpose RISC-V processor along with the optimized accelerator offers the right mix between programmability and fixed functionality. These features tackle the challenges of dynamically changing neural networks in terms of model and structure.
Software Support
The Chisel-based generator comprises the internal structure of the processor, the interconnection network and the complete network layer. Chisel is a hardware description language, embedded in Scala, that directly generates synthesizable circuits. The functional programming features of Scala allows for the parameterization of the underlying modules and constructs with support for structured data and a high-level description of state machines and operations. The generated output is a set of low-level Verilog files that could be mapped into FPGA or ASIC designs. The functionality and RTL codes for diverse designs are generated and simulated using the cycle-accurate RTL simulator. This added feature facilitates the simulation of the entire Rocket chip instance in a significantly faster mode building on a C++ implementation.
Integrating this generator model as an end-to-end framework requires compiler support to run neural network models.
In that regards, we implemented our own compiler that takes as input any high-level network model, such as tensor flow or Caffe. The first step in the conversion is parsing the model to extract the activation and weight parameters. These values are then passed into our custom compiler that translates the model into a set of Assembly code instructions to be passed into the top level accelerator as depicted in Fig. 8 . This software interface allows for easy integration and assimilation of our framework into any computing system with standard I/O or JTAG interfaces.
Chip Design
We validated the hardware generator described earlier with a design instance in 16nm TSMC process. The Accelerator Processing Unit (APU) chip shown in Fig. 9 is composed of a RISC-V processor with its instruction and data caches alongside the array of processing units. The table highlights the chip specifications and the performance metrics achieved with the set parameters. This heterogeneous structure of a general-purpose processor and a dedicated accelerator preserves the flexibility to handle different network structures and models. The design is chosen to accommodate up to 16M parameters for a fully connected (FC) layer. The accelerator side is composed of 10 PEs fully loaded with a total on-chip SRAM memory of 8 Mb. The operating frequency is 1 GHz allowing for a single layer processing capability at 400 cycles. The data precision applied is 4 bit integer for the weights and activation values with a throughput of around 16 TOPS at a power consumption of 440 mW for the overall system operation including the clock tree and the RISC-V. The operation count includes the real multiplications, adder tree, and the quantization steps in all the PEs. For each cycle, there are 400 multiplications followed by 9 stages of addition in a mixed precision mode. We normalize the mixed precision operations in the adder tree down to 4-bit INT and achieve per PE around 1600 GOPs. With 10 PEs in our chip design, we achieve a total of 16 TOPS. The power measurements are reported for the operating voltage of 0.72V at fast-fast and slow-slow process corners. The throughput is calculated as the total number of operations divided by power. With the power value of 440 mV for the total operation and the 16 TOPS operation, the chip throughput achieves 36 TOPS/W.
The APU chip is a taped out in silicon and is a standalone SoC that can accelerate the processing of sparse layers of neural networks. The convolution layers are also handled with the APU especially when framed in a matrix format [12] or addressed in a form of group convolutions. Alternatively, the chip is also compatible with other hardware platforms in which specific layers of the network could be offloaded to it for processing and speedup. Comparing with alternative accelerators,particularly models with unstructured pruning for fully connected layers [13] , the chip achieves more than 50x enhanced throughput and performance, as discussed in the related work section.
Design Space Exploration
Throughout the process of the accelerator design, several aspects need to be taken into consideration to allow for further inclusion and support for different network requirements. Primarily, in the design space exploration we focus on the memory sizes and bit-precision as they are considered the main contributors to the performance metrics.
Block Size:
Utilizing the functionality of the hardware generator described earlier, we generated several RTL instances of the PE with different block size, proportionally affecting the size of the internal sub-blocks. The size varied from 200 up to 2048 bits per dimension. The area and energy outcomes are reported in Figure 10a and Figure 11a respectively. The area and energy for the computation scales linearly with the increasing size of the memory. This is due to the fact that number of operations that need to be executed increases with the number of entries in the memory array. On the other hand, as expected the memory incurs a quadratic increase in the area and energy values with the memory block size. Using smaller block sizes enables lower energy but complicates the routing and scheduling. The design exploration and the generator framework enable hardware tuning to a given set of applications.
Bit Precision:
In this part, we consider the impact of precision on the area and energy for one PE. The PE block size is fixed at 400x400. However, the bit precision of each entry is set differently per instance generated. We synthesized three different designs with 4, 8, and 16-bit precision respectively. Figure 10b and 11b show the area and energy dedicated for computation and memory for different bit precision. At lower bit resolution, the energy and area are both dominated by the memory. At 8-bit resolution, a break even point is achieved with almost similar performance for both functions. However, with increasing the bit precision to 16-bits, the computation starts to dominate with almost 3x more energy consumption compared to the PE local memory.
Computational Layers Mapping
Convolution Layer: Convolutions can be mapped onto the PEs in three ways, depending on the size and sparsity of the kernels. I. Small non-structured-sparse kernel: If H kẆkĊin ≤ W PE and C out ≤ H PE , then the entire convolution (for one convolution volume) can be calculated on a single PE. The remaining PEs can be used to compute other convolution volumes in parallel, reducing the number of required cycles.
II. Large non-structured-sparse kernel: If the kernel cannot be calculated on one PE, it can be distributed across multiple PEs, along the channel and/or spatial dimensions. Each portion of the kernel is multiplied by the corresponding portion of the input activations, and the pre-activation outputs are stored in memory by the RISC-V processor. The final addition and activation steps are then computed on the RISC-V and sent back to the PEs for the next layer.
III. Large structured-sparse kernel (using group convolutions): A common method of structured sparsity for convolutions is known as the group convolution. It has been used in models like AlexNet [3] and ResNeXt [28] , and has been shown to cause only minuscule decreases in accuracy when used as a replacement for a standard convolution [29, 30] . Because the group convolution has the property of structured sparsity, our accelerator can optimize networks using it very efficiently, fitting even the largest of convolutions in networks such as VGGNet (Fig. 13) and ResNet (Fig. 14) onto just 9 513x513 PEs and computing them extremely efficiently. As depicted, the implementation of the group convolutions on the described hardware results in up to 50x speedup on VGG convolutional layers and a record 150x on ResNet. These measures are reported for a fixed number of PEs and a fixed internal structure of the PE as well. Moreover, the hardware utilization, with these fixed settings, is almost 100% within the convolutional layers, as depicted in Fig. 14 , but tends to be a little low in the smaller pooling layers.
Max Pooling: The max-pooling layer consists primarily of comparisons and memory reading (max-pooling is a downsampling method where the maximum value in each fixed window of the image is chosen). For this reason, pooling (and other operations that do NOT consist of multiplication and addition) are run on the RISC-V core, which is flexible enough to run any operation.
Batch Normalization: Batch Normalization [31] is a technique frequently used to accelerate neural network training. During training, batch statistics are used to update the normalization parameters after every batch. However, during inference time, the functionality of batch normalization is disabled and the approximate per-channel parameters are used instead. This means that the batch normalization is a simple linear operation. It is trivial to fold a batch normalization operation into the preceding convolution or fully-connected layer after training, and such functionality is available in libraries such as TensorFlow.
If a nonstandard network configuration is used (such as batch normalization applied after an activation), then batch normalization can still be applied, as it is just a 1x1 convolution with a group size of 1. The normalization parameters can be converted into a convolution kernel, which can be applied to the network very efficiently due to its small group size [32] .
Natural Language Processing Networks
Recently, neural networks based on a self-attention mechanism have become popular in the field of Natural Language Processing, as a result of their significant performance improvement over RNN-based methods [33, 34, 35] . In particular, [33] introduced a method known as Multi-Head Attention, achieving optimal results with configurations having 8-16 heads. The multi-headed attention consists of several Scaled-Dot Product attention layers (rearranged multiplication and concatenation for better parallelism):
. . .
The parallelism within the layer allows the multi-headed attention mechanism to be mapped more effectively onto the multiple-PE structure while minimizing crossover between PEs. This allows for the minimization of energy consumption when using attention-based NLP models on the APU.
Related Work
Several designs are available in the literature that consider the acceleration of neural networks [36, 37, 5] . The FPGA accelerators have been able to achieve high levels of performance efficiency in the deployment of deep neural networks as in the case of project brainwave for cloud scale [38] , and embedded systems [39, 40] . Nonetheless, despite the flexibility offered in accommodating different models, the speed, area, and power efficiency attained with these accelerator models still do not reach the performance attained with specialized ASIC accelerators. Moreover, the optimization and deployment approaches vary with respect to the hardware structure and design techniques. In terms of ASIC accelerators, one of the common efforts set out lately is Nvidia [14] open-source general purpose accelerator for Convolutional Neural Network (CNN). The main focus has been towards the optimization of the convolution layers [12, 41, 42, 43] . However, when looking into the breakdown of energy within these networks, a major bottleneck lies in the large number of parameters in the fully connected layers and the cost of accessing the external memory [22] . Although the ratio of convolutions to fully connected operations is around 20:1, the cost per operation is not the same in both. The convolutions constitute a simple multiply-accumulate (MAC) operation due to the data reuse feature available in the convolution layers for the filter weights. On the other hand, the MAC operations performed in the fully connected layers are 10x more costly as they require access to DRAM memory [44] to fetch the coefficients. Moreover, in convolutional layers, the coefficients are locally saved within the cache or within the processor adding 2x more efficiency in the cost. Hence, the total cost of fully connected layer operations is around 20x the cost of the convolution. Furthermore, around 60% of the inference load in the cloud has been for processing fully connected layers [22] . Thus, considering the fact that the convolutions could also be transformed into a fully connected form [44] our accelerator is able to handle a variety of networks.
The optimization of the neural network execution has been tackled from two perspectives. First on the algorithmic side, with the compression and pruning, and second in tailoring the micro-architecture of the dedicated accelerators.
Network Pruning the concept of pruning the neural network and exploiting the sparsity has been explored lately either on the general purpose processors [45, 46, 17, 6] or dedicated accelerators. Both static pruning in which the layer weights are compressed, and dynamic pruning with zero-detection of the input activation values have been explored. In both approaches, the unstructured sparse matrix resulting from the pruning of the weights poses a limitation on the speedup and energy saving achieved from the compression technique applied due to the random memory accesses that are required. Although Scalpel [17] takes into account the underlying hardware platform, it only achieves on average 1.25x speedup on GPU with Cusparse library, while structured pruning achieves 4x on the same platform [18, 16] . On the other hand, considering the customized ASIC designs, EIE [13] achieves 5.12x speedup with respect to the GPU, whereas the current APU design we presented reaches up to 80x speedup for a typical fully connected layer.
Fully-Connected Based Accelerators
The efforts in this direction could be split into two major approaches. The first being solely focusing on the hardware aspect to optimize the computation, such as Google Tensor Processing Unit (TPU1). It is an architectural approach to computation and how to improve the access load to the memory with the implementation of systolic arrays [22] . Despite the benefits attained with this technique, the approach considered the complete matrix operations as a huge dense matrix without leveraging the internal layer characteristics. The achieved metrics are 92 TOPS/s at 40W power. Although Google also deployed lately the Edge TPU, the focus is still on the hardware computation. The computation is set to 16-bit floating point and the power is up to 200W. Another direction is having the focus on software/algorithmic optimization. This approach has been applied in [13, 47] where a specific accelerator engine is designed to implement a set of system level algorithms of threshold pruning, coding, and quantization. However, when measuring the benefits attained, there is a mismatch between the theoretical gains and the actual achieved results. For example, a compression of 90% lead to only 25% speedup in the operation [17] , mostly due to the random memory access patterns. Hence, further architectural considerations needs to be taken into account such as the sparse matrix operations and the efficiency of computation with such approach. We compare the APU metrics with the accelerator that target fully connected layers with unstructured pruning [13] to show the improvement attained with the adoption of this architectural approach. Fig. 15 shows the speedup attained with the structured pruning approach on fully connected layers vs the unstructured pruning. The comparison is based on having a fixed size of 512x512 memory and 9 PEs to compute each layer. As depicted, up to 10x speedup is attained with the our approach, taking into consideration that the structured pruning only accounts for the weight sparsity and does not incorporate the activation sparsity as in the case of [13] . In regards to the VGGFC6, the full layer does not fit completely into the set number of PEs, so folding of operations is required, hence the decrease in the speedup. However, with a larger number of PEs, a speedup of at least 2x is achieved. Moreover, with the data being equally distributed among the PEs, the load is almost always balanced and leads to efficient deployment and utilization of the available hardware.
Conclusion
In this paper, we present an agile design framework for deep neural network inference accelerators. A novel HardwareSoftware Co-design methodology is introduced with an algorithmic driven hardware generator capable of tailoring and automated design exploration adapted to the top level application. A heterogeneous design is implemented in which a general purpose RISC-V processor is integrated with our specific accelerator through a generic interface and instruction set extensions. The structure preserves the flexibility and generality to incorporate different neural network models and sizes.
A multi-processor system-on-chip accelerator instance is generated building primarily on algorithmic optimization and architectural innovations. In-processor memory along with localized parallel processing achieve record performance metrics for the inference accelerator. A holistic benchmarking of the operation lead to low power, high-speed, energy and area efficient embedded system with 36 TOPS/W. Although tailored for the inference applications on edge and embedded devices, this accelerator framework scales well to other datacenter-based large scale inference models that necessitate model parallel distributed computation [38] .
